DAPDNA World Leaders in Dynamically Reconfigurable Processors IPFlex
Products Case Study Event Support About Us Career Contact Japanese TOP  
 
News

September 5, 2006
IPFlex Inc.
Integrated Development Environment for DAPNDA-IMS Released

  DAPDNA-FW II v3.0 is a high-performance software toolset which covers all application development processes from algorithm design to actual hardware implementation for DAPDNA-IMS DRP.  It also succeeds all the features of DAPDNA-FW II v2.6C for DAPDNA-2 processor.  The main feature is the Data Flow C language, which lets its users write algorithms in an extended C language.  The algorithm is compiled automatically by the DFC Compiler onto the chip.  Useful features such as wave viewer, memory viewer, resource manager and power manager are also included to aid in debugging process.

  A new feature on the toolset is called "pre-fit whole chip simulation." With this feature, a user can simulate the entire chip's functionality before mapping the algorithm onto hardware thereby allowing complete validation of functionalities among the DAP RISC processor, the reconfigurable DNA Matrix, and external interfaces.



 
 



Documents Request

 
  TOP
  About Us
   
Introduction
   
Corporate Profile
   
News
   
Environmental policy
   
Directions
 
   | About This Site  |  Sitemap  | Copyright(C)2006 IPFlex Inc. All rights reserved.